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Introduction 
 
Multilevel inverters have more advantages than the standard two level inverters. AC-
link voltage harmonics are lower due to the increase of output voltage levels. The 
blocking voltage of each switch is also reduced [1],[2]. 
Performance of multilevel inverters depends on the PWM algorithm. The triangular-
sinusoidal and the hysteresis PWM are dissuaded in the case of multilevel inverters 
because they can not  deal with the major drawback of multilevel inverters which is 
the DC-link capacitor voltage balancing. 
The space vector pulse with modulation has more advantages comparing to 
triangular-sinusoidal and hysteresis PWM. In space vector modulation we have more 
freedom to choice the sequences of the states of the inverter devices. This free 
choice can be used in order to minimize switching losses, to reduce output ripple or 
to obtain the input neutral point balancing. 
Several works apply the SVPWM to the three level inverter like [3],[4] and [5]. These 
works use a typical  SVPWM method, which approximate the output voltage by using  
the nearest three output vectors (the nodes of the triangle containing the reference 
vector in the space vector diagram of the inverter). When the reference vector 
changes from one region to another, it may induce an output vector abrupt change.  
In addition we need to calculate the switching sequences and switching time of the 
states at every  change of the reference voltage location. Thus the computational 
complexity is greatly increasing with the increasing number of the reference vectors, 
and it is a main limitation of the application of this typical SVPWM. 
In [6], A new simplified SVPWM for three level inverter is proposed. It consists of 
reduce the three level SVPWM to the conventional two level SVPWM. Indeed, the 
space vector diagram of the three level inverter can be thought that is composed of 
six small hexagons that are the space vector diagrams of conventional  two level 
inverter. From the location of the reference voltage vector, we select one of these 
hexagons. Afterwards we substrate the amount of the center voltage of the selected  
hexagon from the original reference voltage. By these two steps, the three level 
space vector plane is transformed to the two level space vector plane. 
 
In [7], This method is extended to the case of five level inverter. The space vector 
diagram of a five level inverter is decomposed to six small hexagons that are the 
space vector diagrams of the three level inverter. In turn, each space vector diagrams 
of three level inverter is decomposed to six small hexagons that are the space vector 
diagrams of  two level inverters.  
In this work, we use this simplified method to control the five level inverter, and we 
show that we can use the redundant vectors of the space vector diagram of the 
inverter in order to ensure stabilisation of the input DC voltages of the inverter. 
 
I. Svpwm for two level inverter 
 
The SVPWM strategy is proposed in [8]. It consists of the generation of a specific 
sequence of states of the inverter. The reference voltage vector is defined as:  
3/4*3/2*0** ... ππ jcjbja evevevV ++=              (1) 
where ***  and , , cba vvv are the reference stator voltages of phases a, b, and c.  
The vector 
*V can take eight positions in the complex plane according to values of 
the phases a, b, c switching signals  Fa, Fb and Fc. Fig.1 gives the complex plane of 
the voltage and TableI gives the correspondence between the switching signals and 
the voltage vector position. Vectors v1-v6 divide the d-q plane into six sectors of 60° 
long. In turn, each sector is divided into N equal switching intervals. Each switching 
interval correspond to Ts=T/N seconds, where T is the period of output voltage. In 
each interval, the voltage reference vector is generated by combining the two vectors 
vx state X) and vy (state Y), limiting the sector which include the switching interval, in 
addition to a zero sequence voltage vz (state Z), which is  v0 or v7: 
zzyyxx vdvdvdV ...* ++=               (2) 
The duty ratios dx, dy and dz of the states X, Y and Z are calculated as: 
 
  
 
 
 
 
 
 
 
Fig.1. Space vector diagram of two level inverter. 
 
        )6/sin(. βπ −=Mdx  
        )sin(. βMdy=    
yxz ddd −−=1                                                                 (3) 
 
where β is the center angle of the given switching interval measured with respect to 
the beginning of the sector.  
Because of the free choice of Z between v0 and v7, the sequence of state in each 
switching interval can be made in different manners. The sequence 
YXZ2/XYZ1/YXZ2……  ,where Z1 and Z2 are complementary v0 and v7 , allows 
transition from one state to another by switching of one inverter leg only.  
 
II. five level inverter sescription 
Fig.2 shows a schematic diagram of a five level diode clamping inverter. Each phase 
of the inverter consists of eight switching devices and six clamping diodes. The DC 
supply consists of four capacities in series. Table 1 shows the switching states of 
each phase of the inverter.  Since five kinds of switching states exists in each phase, 
the five level inverter has 53 = 125 switching states. Fig.3 shows the space vector 
representation of the output voltages [9]. 
The voltage vectors are identified as P2ON1, P1N1N1, etc. For example, in the case 
of P2ON1, the output terminals U,V, and W have the potentials 2E, 0, and –E 
respectively. 
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III. simplified svpwm for five level inverter 
The space vector diagram of a five level inverter can be thought that is composed of 
six small hexagons that are the space vector diagrams of the three level inverters [4]. 
Each of these six hexagons, constituting the space vector diagram of a three level 
inverter, centers on the six apexes of the medium hexagon as shown in fig.4 . 
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Fig.2. Circuit diagram of five level inverter 
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Table 1. Switching states of the five level inverter 
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Fig. 3.Space vector diagram of five level inverter  
  
 
 
 
 
 
 
 
 
 
In turn, the space vector diagram of the three level inverter can be thought that it is 
composed of six small hexagons that are the space vector diagram of conventional 
two level inverter. These hexagons are centered on the six apexes of the inner 
hexagon as shown in fig.4. 
 
A. First correction of the reference voltage vector 
By the location of a given reference voltage vector, one hexagon is selected among 
the six small hexagons that comprise the three level space vector diagram.  There 
exist some regions  that are overlapped  by two   adjacent     small  hexagons 
(fig.5.a). These regions will be divided in equality between the two hexagons as 
shown in fig.5.b. In this case the hexagon number s is selected as following: 
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Once the value of s is determined, the origin of the reference voltage vector is 
changed to the center voltage vector of the selected hexagon. This is done by 
subtracting the center vector of the selected hexagon from the original reference  
Fig.4. Simplification of a five level space vector 
 diagram into two level space vector diagrams  
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Fig. 5. Selection of hexagon’s number 
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Fig.6. correction of reference vectors 
 
 
 
 
 
 
 
 
 
 
Table2. Correction of reference voltage vectors. 
 
vector. Fig.6.a shows the original reference voltage vector 
*5V and the corrected 
reference voltage vector  
*3V  seen from the location of (P2OO), (P1P1N1), and 
(ON2N2) vectors. Table 2 gives the components of the corrected reference voltage 
*3V  in terms of the components of 
*5V  for the six hexagons. 
 
B. Second correction of the reference voltage vector 
From the location of this vector, one hexagon is selected among those that comprise 
the three level space vector diagram, as made in the first correction. Once the 
hexagon is determined, the origin of the reference voltage vector is changed to the 
center voltage vector of the selected hexagon.  
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Fig.6.b shows the corrected reference voltage vector 
*3V  and the reference voltage 
vector after second correction 
*2V , seen from the location of (P2N1N1) and (P1N2N2) 
vectors. The components of the corrected reference voltage vector is calculated like 
mentioned in Table 2, replacing  
*5V  by 
*3V   and 
*3V   by  
*2V . 
 
C. Switching intervals 
 Once the final corrected reference voltage  
*2V  and the corresponding 
hexagon are determined, we can apply the conventional two level space vector PWM 
to the inverter. The reference voltage vector 
*2V  is generated by combining states X, 
Y, and Z. The states X and Y represent  limits of the section in which the vector 
*2V falls, while the state Z represents  the center of the selected hexagon. 
 Because of the redundant voltage vectors of each state, we can choose X, Y, 
and Z in several manners. This choice is generally determined by  two factors: Firstly, 
we choose X, Y, and Z in such a manner that the transition from one state to another 
involves switching of one device only, in order to decrease losses in the inverter.  
Secondly,  we choose the states  X, Y, and Z  in order to control the neutral point 
potential of the DC- supply.  
 
IV. Simulation results 
 In order to prove the validity of the proposed SVPWM method, we  simulate 
the association of the five level inverter with an induction motor. We consider here 
that the input DC voltages are constants during the simulation. Table 3 gives the 
simulation parameters of the inverter and the motor. The simulation is made using 
Matlab-Simulink.. Fig.7 shows the output voltage of the inverter and its spectrum 
analysis.  
 
 
 
 
 
Table 3. Simulation parameters 
 
SVPWM  parameters Modulation index m=0.8 
DC supply voltage Vdc =800 V 
Number of switching intervals N=120 
Induction motor 
parameters 
Rs = 3.085 Ω; Rr = 4.85 Ω ; ls = 0.274 H; lr = 
0.274 H; lm = 0.258 H; p = 2; f = 50 Hz 
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fig.7 Output voltage and its spectrum analysis. 
 
We show that the output voltage is closer to a sinusoidal signal. Its harmonics is 
centered around multiples of  the number of sectors N (Here we choose N =120). So 
by choosing N as large as possible, we can push the harmonics of the output voltage 
to high orders. But this can cause high losses in the inverter.  
 
V. DC voltage control 
In the previous sections, it is assumed that the input DC voltages are constants. 
Actually, this assumption is not correct: If we will not taking some precautions, the 
neutral point potential will changing depending on the load current of the inverter. 
A most accurate model of the input DC voltage of the inverter  is given by following 
equations: 
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fig. 8. DC voltage Vc1 :  
a. without using control algorithm 
b. using control algorithm 
 
where Vdc1  ,Vdc2 , Vdc3 and Vdc4 are capacitors voltages, id0, id1, id2 , id3 and 
id2 are input currents of the inverter, I is the left side current of the capacitors, and Fij 
(i=1,3, j=1,4) are commutation functions of switching devices  (fig.2). 
From this model, we can see that the capacitors voltages Vdc1, Vdc2, Vdc3 and 
Vdc4 depends on the states Fij of the inverter. i.e on the redundant vectors of the 
space vector diagram of the inverter. Some of these redundant vectors cause 
charging of the capacitances (and hence increasing voltages) and some others 
cause discharging of the capacitances (and hence decreasing of voltages).  
In the space vector diagram of the inverter (fig.3) we call the lower redundant vectors: 
negative vectors, and the upper redundant vectors: positive vectors. For example: in 
the hashed region of fig.3, P1N1N1 and P1ON1 are negatives vectors, while P2ON1 
and  P2N1N1 are positive vectors.  
We simulate the inverter and its DC supply using only the positive redundant vectors. 
Fig.8.a. gives the DC voltage Vdc1 in this case. We show that from the beginning the 
DC voltage Vdc1 change from its initial value (200V).  
In order to keep the DC voltages in their initial values , we use an algorithm which 
change between positive and negative redundant vectors. depending on the values 
of Vdc1 Vdc2 , Vdc3 and Vdc4. We make a continuous sensation of the dc voltages. 
If (Vdc1 > 0 or Vdc4 > 0 or Vdc2 < 0 or Vdc3 < 0  ) we use positive redundant 
vectors, and if (Vdc1< 0 or       Vdc4  < 0   or Vdc2  > 0 or Vdc3 > 0  ) we use 
negative vectors to generate The output voltage. 
The simulation (fig.8.b) shows that the DC voltage Uc1 take constant value during all 
the simulation time. This results prove the efficiency of the proposed control method. 
 VI. Conclusion 
 In this paper, a simplification of the SVPWM applied to diode clamping five 
level inverter is studied. To make this simplification, the SVPWM for five level inverter 
is reduced into SVPWM for three level inverter. In turn, the SVPWM for three level 
inverter is reduced to SVPWM for two level inverter.  This simplification reduced 
considerably the computation time. We can generalize this method to high order 
multilevel inverters. The flexibility of the SVPWM method, which is the free choice of 
switching sequences and redundant vectors, allows us to reduce the harmonics of 
the output voltage by choosing the adequate sequence of states in each switching 
interval.  We also use this flexibility to ensure the balancing of the input DC voltages 
under any load conditions. 
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